an integrated temporal partitioning and mapping framework for improving performance of a reconfigurable instruction set processor

reconfigurable instruction set processors allow customization for an application domain by extending the core instruction set architecture. extracting appropriate custom instructions is an important phase for implementing an application on a reconfigurable instruction set processor. a custom instruction (ci) is usually extracted from critical portions of applications and implemented on a reconfigurable functional unit. in this paper, our proposed rfu architecture for a reconfigurable instruction set processor is introduced. as the main contribution of this work, an integrated framework of temporal partitioning and mapping is introduced that partitions and maps cis on the rfu. temporal partitioning iterates and modifies partitions incrementally to generate cis. the proposed framework improves the timing performance particularly for the applications comprising a considerable amount of cis that could not be implemented on the rfu due to architectural limitations. furthermore, exploiting similarity detection and merging as two complementary techniques for the integrated framework brings about reduction in the configuration memory size.